

Tech & Teach

Digital Chip Design Program

Design RTL

names:

Shaher Alharbi

Suliman w Alrumaikani

Abdullah AlJumah

Tech & Teach

Task :03


2026\07\01

Task topic:

Behavioral

Version 1.0

Task: 1.1




Task: 1.2


Task #1.2

Given the following SystemVerilog code draw the microarchitecture:

```
1 module comb_circuit(f, g, h, x);
2
3 input  [4:1] x;
4 output reg f, g, h;
5
6 always @(*) begin
7   g = (x[1] & x[3]) | (x[2] & x[4]);
8   h = (x[1] | ~x[3]) & (~x[2] | x[4]);
9   f = g | h;
10 end
11
12 endmodule
```



Gender	Percentage
Male	65%
Female	35%



Work distribution

Section	shaher	Suliman	Abdullah
Report	✓		
Task 1.1			✓
Task 1.2	✓		
Task 1.3		✓	

Tech & Teach